Mohlo by se vám také líbit

Více informací o knize Verilog by Example

• Parametry knihy
• Anotace
• Oblíbené z jiného soudku

Nákupem získáte 62 bodů

Anotace knihy

A practical primer for the student and practicing engineer already familiar with the basics of digital design, the reference develops a working grasp of the verilog hardware description language step-by-step using easy-to-understand examples. Starting with a simple but workable design sample, increasingly more complex fundamentals of the language are introduced until all major features of verilog are brought to light. Included in the coverage are state machines, modular design, FPGA-based memories, clock management, specialized I/O, and an introduction to techniques of simulation. The goal is to prepare the reader to design real-world FPGA solutions. All the sample code used in the book is available online. What Strunk and White did for the English language with "The Elements of Style," VERILOG BY EXAMPLE does for FPGA design.

Parametry knihy

Zařazení knihy Knihy v angličtině Technology, engineering, agriculture Technology: general issues Engineering: general

• Plný název: Verilog by Example
• Podnázev: A Concise Introduction for FPGA Design
• Autor: Blaine Readler
• Jazyk: Angličtina
• Vazba: Brožovaná
• Počet stran: 124
• EAN: 9780983497301
• ISBN: 9780983497301
• ID: 07434756
• Nakladatelství: Full ARC Press
• Hmotnost: 202 g
• Rozměry: 227 × 154 × 8 mm
• Datum vydání: 19. April 2011

Oblíbené z jiného soudku

---

---

---